Online Submission!

Open Journal Systems

A Critical Research Analysis on Low Power Very Large Scale Integrated Circuits in Real Time Systems

Prof.Dr.G.Manoj Someswar, B.Babu Rajesh

Abstract


Testing low power very large scale integrated (VLSI) circuits in the recent times has become a critical problem area due to yield and reliability problems. This research work lays emphasis on reducing power dissipation during test application at logic level and register-transfer level (RTL) of abstraction of the VLSI design flow. In the initial stage, this research work addresses power reduction techniques in scan sequential circuits at the logic level of abstraction.

 

Implementation of a new best primary input change (BPIC) technique based on a novel test application strategy has been proposed. The technique increases the correlation between successive states during shifting in test vectors and shifting out test responses by changing the primary inputs such that the smallest number of transitions is achieved. The new technique is test set dependent and it is applicable to small to medium sized full and partial scan sequential circuits. Since the proposed test application strategy depends only on controlling primary input change time, power is reduced with no penalty in test area, performance, test efficiency, test application time or volume of test data. Furthermore, it is indicated that partial scan does not provide only the commonly known benefits such as less test area overhead and test application time, but also less power dissipation during test application when compared to full scan. With a view to promote for power savings in large scan sequential circuits, a new test set independent multiple scan chain-based technique which employs a new design for test (DFT) architecture and a novel test application strategy has been indicated in this research work. The technique has been validated using benchmark examples and it has been shown that power is reduced with low computational time, low overhead in test area and volume of test data and with no penalty in test application time, test efficiency, or performance. The second part of this dissertation addresses power reduction techniques for testing low power VLSI circuits using built-in self-test (BIST) at RTL. First, it is important to overcome the shortcomings associated with traditional BIST methodologies. It is shown how a new BIST methodology for RTL data paths using a novel concept called test compatibility classes (TCC) overcomes high test application time, BIST area overhead, performance degradation, volume of test data, fault-escape probability, and complexity of the testable design space exploration. Secondly, power reduction in BIST RTL data paths is achieved by analyzing the effect of test synthesis and test scheduling on power dissipation during test application and by employing new power conscious test synthesis and test scheduling algorithms. Thirdly, the innovative BIST methodology has been validated using benchmark examples. Also, the research work states that when the power conscious test synthesis along with the test scheduling is combined with novel test compatibility classes and in this proposed research work, simultaneous reduction in test application time and power dissipation is achieved with low overhead in computational time.

Full Text:

PDF

References


M.F. Abdulla, C.P. Ravikumar, and A. Kumar. Optimization of mutual and signature testing schemes for highly concurrent systems. Journal of Electronic Testing: Theory and Applications (JETTA), 12(3):199–216, June 1998.

M. Abramovici, M.A. Breuer, and A.D. Friedman. Digital Systems Testing and Testable Design. IEEE Press, 1990.

V.D. Agrawal. Editorial - special issue on partial scan design. Journal of Electronic Testing: Theory and Applications (JETTA), 7(5):5–6, August 1995.

V.D. Agrawal, C.R. Kime, and K.K. Saluja. A tutorial on built-in self test - part 1: Principles. IEEE Design and Test of Computers, 10(1):73–82, March 1993.

V.D. Agrawal, C.R. Kime, and K.K. Saluja. A tutorial on built-in self test - part 2: Applications. IEEE Design and Test of Computers, 10(1):69–77, June 1993.

V.D. Agrawal, C.-J. Lin, P.W. Rutkowski, S. Wu, and Y. Zorian. Built-in self-test for digital integrated circuits. AT&T Technical Journal, pages 30–39, March 1994.

R.C. Aitken. Nanometre technology effects on fault models for IC testing. Computer, 32(11):46–51, November 1999.

M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou. Pre-computation-based sequential logic optimization for low power. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2(4):426–436, December 1994.

AMS. 0.35 Micron CMOS Process Parameters. Austria Micro System International AG, 1998.

J. Avra. Synthesis Techniques for Built-In Self-Testable Designs. PhD thesis, Stanford University, June 1994.

R.I. Bahar, H. Cho, G.D. Hachtel, E. Macii, and F. Somenzi. Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(10):1101–1115, October 1997.

D. Bakalis, H.T. Vergos, D. Nikolos, X. Kavousianos, and G.P Alexiou. Low power dissipation in BIST schemes for modified booth multipliers. In International Symposium on Defect and Fault Tolerance in VLSI Systems, pages 121–129, 1999.

P.H. Bardell, W.H. McAnney, and J. Savir. Built-In Self Test - Pseudorandom Techniques. John Wiley & Sons, 1986.

A. Basu, T.C. Wilson, D.K. Banerji, and J.C. Majithia. An approach to minimize testability for BILBO based built-in self-test. In Proc. 5th International Conference on VLSI Design, pages 354–355, 1992.

L. Benini, A. Bogliolo, and G. De Micheli. A survey of design techniques for system-level dynamic power management. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(3):299–316, June 2000.

L. Benini, A. Bogliolo, G.A. Paleologo, and G. De Micheli. Policy optimization for dynamic power management. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(6):813–833, June 1999.

L. Benini and G. De Micheli. State assignment for low power dissipation. IEEE Journal of Solid-State Circuits, 30(3):258–268, March 1995.

L. Benini and G. De Micheli. Automatic synthesis of low-power gated-clock finite-state machines. IEEE Transactions on Computer-Aided Design of Integrated Cir-cuits and Systems, 15(6):630–643, June 1996.

L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino, and R. Scarsi. Glitch power minimization by selective gate freezing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(3):287–298, June 2000.

L.Benini, Polly Siegel, and G. De Micheli. Saving power by synthesizing gated clocks for sequential circuits. IEEE Design and Test of Computers, 11(4):32–41, Winter 1994.

D. Berthelot, M.L. Flottes, and B. Rouzeyre. BISTing datapaths under heteroge-nous test schemes. Journal of Electronic Testing: Theory and Application (JETTA), 14(1):115–123, January 1999.

M. Brazzarola and F. Fummi. Power characterization of LFSRs. In International Symposium on Defect and Fault Tolerance in VLSI Systems, pages 138–146, 1999.

F. Brglez, D. Bryan, and K. Kozminski. Combinational profiles of sequential benchmark circuits. In Proc. International Symposium on Circuits and Systems, pages 1929–1934, 1989.

A.D. Brown, K.R. Baker, and A.J. Williams. On-line testing of statically and dynamically scheduled synthesized systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(1):47–57, January 1997.

K. Chakrabarty. Design of system-on-a-chip test access architectures under place-and-route and power constraints. In Proc. IEEE/ACM Design Automation Conference (DAC), pages 432–437, 2000.




DOI: http://dx.doi.org/10.6084/ijact.v6i12.697

Refbacks

  • There are currently no refbacks.