Hierarchical Multiport Memories: A Survey
Keywords:
Centralized Crossbar, CMOS, Distributed Crossbar, HMA, Memory Cell, MPM, SRAMAbstract
This paper presents a detailed survey of the technological evolution of Hierarchical Multi-port memory Architectures (HMA). Computers with multiport memories provide better performance when compared to conventional memory systems. The major issues to design multiport memories are high level of integration, large number of ports, high operating speed, and area. HMA is one of the solutions proposed in the literature to design an efficient multiport memory system. This paper presents a detailed survey on HMA.
References
M. Forsell, “Are multiport memories physically feasible?” ACM SIGARCH Computer Architecture News, vol. 22, no. 4, pp. 47– 54, 1994.
R. Corvino, A. Gamatie,´ and P. Boulet, “Architecture explo-ration for efficient data transfer and storage in data-parallel ap-plications,” Proceedings of the Euro-Par conference on Parallel Processing, pp. 101–116, 2010.
D. Culler, J. Singh, and A. Gupta, Parallel computer archi-tecture: a hardware/software approach. Morgan Kaufmann, 1999.
J. Hennessy and D. Patterson, Computer Architecture: A Quan-titative Approach. Morgan Kaufmann Pub, 2011.
B. J.L., “A survey of some theoretical aspects of multiprocess-ing,” Computing Surveys, vol. 5, no. 1, pp. 31–80, 1973.
P. Enslow, Multiprocessors and Parallel Processing. Wiley-Interscience, 1974.
A. G.A. and J. E.D., “Computer interconnection structures: Taxonomy, characteristics, and examples,” Computing Surveys, vol. 7, no. 4, pp. 197–213, 1975.
S. D. Haynes L.S., Lau R.L. and M. D.W., “A survey of highly parallel computing,” Computer, vol. 15, no. 1, pp. 9–24, 1982.
A. Wilson Jr, “Hierarchical cache/bus architecture for shared memory multiprocessors,” pp. 244–252, 1987.
G. Burnett and E. Coffman Jr, “A study of interleaved memory systems,” in Proceedings of Computer Conference. ACM, 1970, pp.
–474.
M. Mano et al., Computer system architecture. Prentice-Hall, 1993.
L. Glasser and R. Rivest, “A fast multiport memory based on single-port memory cells,” 1991.
Y. Tatsumi and H. Mattausch, “Fast quadratic increase of multiport-storage-cell area with port number,”
Electronics Let-ters, vol. 35, no. 25, pp. 2185–2187, 1999.
Z. Zhu, K. Johguchi, H. Mattausch, T. Koide, and T. Hironaka, “Low power bank-based multi-port SRAM design due to bank standby mode,” in proceedings of 47th Midwest Symposium on Circuits and Systems, vol. 1. IEEE, 2004, pp. I–569.
K. Johguchi, Y. Mukuda, K. Aoyama, H. Mattausch, and T. Koide, “A 2-stage-pipelined 16 port SRAM with 590Gbps random access bandwidth and large noise margin,” IEICE Electronics Express, vol. 4, no. 2, pp. 21–25, 2007.
H. Mattausch, “Hierarchical n-port memory architecture based on 1-port memory cells,” in Proceedings of the 23rd European Solid-State Circuits Conference. IEEE, 1997, pp. 348–351.
K. Johguchi, K. Aoyama, T. Sueyoshi, H. Mattausch, T. Koide, M. Maeda, T. Hironaka, and K. Tanigawa, “Multi-Bank register file for increased performance of highly-parallel processors,” in Proceedings of the 32nd European conference on Solid-State Circuits Conference. IEEE, 2006, pp. 154–157.
H. Mattausch, “Hierarchical architecture for area-efficient in-tegrated n-port memories with latency-free multi-gigabit per second access bandwidth,” Electronics Letters, vol. 35, no. 17, pp. 1441–1443, 1999.
K. Johguchi, Y. Mukuda, S. Izumi, H. Mattausch, and T. Koide, “A 0.6-Tbps, 16-port SRAM design with 2-stage-pipeline and multi-stage-
sensing scheme,” in Proceedings of International Conference on Solid State Circuits. IEEE, 2007, pp. 320–323.
W. Ji, F. Shi, B. Qiao, and H. Song, “Multi-port memory design methodology based on block read and write,” in Proceedings of International Conference on Control and Automation. IEEE, 2007, pp. 256–259.
Z. Zhu, K. Johguchi, H. Mattausch, T. Koide, T. Hirakawa, and T. Hironaka, “A novel hierarchical multi-port cache,” in Pro-ceedings of the 29th European Solid-State Circuits Conference. IEEE, 2003, pp. 405–408.
N. Kojii, M. Hideshi, O. Toduya, I. Shuuhei, K. Shinpei, and S. Hiroshi, “A novel Memory Cell for Multiport RAM on 0.5 um CMOS Sea-of-Gates,” in Proceedings of International conference on Solid-State Circuits, vol. 30, no. 3. IEEE, 1995, pp. 316–320.
N. Omori and H. Mattausch, “Compact central arbitrers for Memories with multiple read/write ports,” Electronics Letters, vol. 37, no. 13, pp. 811–813, 2001.
S. Tetsuya, U. Hiroshi, H. Mattausch, K. Tetsushi, M. Yosuke, and H. Tetsuo, “Compact 12-Port Multi-Bank Register File Test-Chip in 0.35 um CMOS for Highly Parallel Processors,” in Proceedings of Design Automation Conference. IEEE, 2004, pp. 551–552.
S. Fukae, T. Inoue, H. Mattausch, T. Koide, and T. Hironaka, “Distributed against centralized crossbar function for realizing bank-based multiport memories,” Electronics Letters, vol. 40, no. 2, pp. 101–103, 2004.
K. Johguchi, Z. Zhu, T. Hirakawa, T. Koide, T. Hironaka, and H. Mattausch, “Distributed crossbar architecture for area-efficient combined data/instruction caches with multiple ports,” IET Electronics Letters, vol. 40, no. 3, pp. 160–162, 2004.
K. Johguchi, H. Mattausch, T. Koide, and T. Hironaka, “4-Port Unified Data/Instruction Cache Design with Distributed Cross-bar and Interleaved Cache-Line Words,” IEICE transactions on Electronics, vol. 90, no. 11, pp. 2157–2160, 2007.
C. Liu, J. Li, H. Zhang, and Q. Zuo, “HHMA: A Hierarchical Hybrid Memory Architecture Sharing Multi-Port Memory,” in proceedings of 9th International Conference for Young Com-puter Scientists,. IEEE, 2008, pp. 1320–1325.
K. Johguchi, Z. Zhu, H. Mattausch, T. Koide, and T. Hironaka, “Unified Data/Instruction Cache with Bank-based Multi-Port architecture,” in Proceedings of of Asia Pacific Conference on Circuits and Systems. IEEE, 2006, pp. 1–3.
K. Johguchi, Z. Zhu, H. Mattausch, T. Koide, T. Hironaka, and K. Tanigawa, “Unified Data/Instruction Cache with Hierarchical Multi-port Architecture and Hidden precharge pipeline,” in Pro-ceedings of Asia Pacific Conference on Circuits and Systems. IEEE, 2006, pp. 1297–1300.
Y. Mukuda, K. Aoyama, K. Johguchi, H. Mattausch, and T. Koide, “Access Queues for Multi-Bank Register Files Enabling Enhanced Performance of Highly Parallel Processors,” in IEEE Region 10 Conference. IEEE, 2006, pp. 1–4.
T. Hironaka, M. Maeda, K. Tanigawa, T. Sueyoshi, K. Aoyama, T. Koide, H. Mattausch, and T. Saito, “Superscalar Processor with multi-bank register file,” in proceddings of IEEE confer-ence on Innovative Architecture for Future Generation High-Performance Processors and Systems. IEEE, 2005, pp. 1–10.
T. Inoue, T. Hironaka, T. Sasaki, S. Fukae, T. Koide, and H. Mattausch, “Evaluation of bank-based multiport memory architecture with blocking network,” Electronics and Communications in Japan (Part III: Fundamental Electronic Science), vol. 89, no. 6, pp. 22–33, 2006.
W. Zuo, Z. Qi, and L. Jiaxing, “An intelligent multi-port memory,” in proceedings of International Symposium on Intelligent Information Technology Application Workshop. IEEE, 2008, pp. 251–254. W. Zuo, “An intelligent multi-port memory,” Journal of Computers, vol. 5, no. 3, pp. 471–478, 2010.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2013 COMPUSOFT: An International Journal of Advanced Computer Technology
This work is licensed under a Creative Commons Attribution 4.0 International License.
©2023. COMPUSOFT: AN INTERNATIONAL OF ADVANCED COMPUTER TECHNOLOGY by COMPUSOFT PUBLICATION is licensed under a Creative Commons Attribution 4.0 International License. Based on a work at COMPUSOFT: AN INTERNATIONAL OF ADVANCED COMPUTER TECHNOLOGY. Permissions beyond the scope of this license may be available at Creative Commons Attribution 4.0 International Public License.
